Abstract In the era of modern digital technology, highly scaled and ultra-low power consuming devices have drawn a considerable attention. Quantum-dot Cellular Automata (QCA) are such an emerging nanotechnology that dispenses a highly dense and ultra-low power consuming binary information encoding paradigm. This potential merit instigated the QCA to be an excellent alternative to the conventional Complementary Metal-Oxide-Semiconductor (CMOS) technology. In this paper, we are going to introduce highly scaled and ultra-low power consuming 4, 8, 16 and 32-bit even parity generator circuits. The proposed 4-bit even parity circuit requires 72% fewer cells and occupies 78% less area as compared to previous best designs. Besides, the proposed 32-bit even parity design occupies only 0.283 mm 2 whereas the previous best reported design occupies 2.08 mm 2 area. The simulation outcomes reveal that our presented designs have considerable enhancements in terms of cell counts, area and power consumption aspects. In addition, to design and verify the proposed layout, QCADesigner is employed and power dissipation is estimated using QCAPro. 
Introduction
In recent years, CMOS technology runs into numerous designing restrictions in nano-scale computing [1] . Thus, a number of researches have been ascertained to find the suitable substitutes for the classic CMOS technology [1] [2] [3] . Quantum-dot cellular automata (QCA) are one of the promising nano-computing technology and potential substitutes of CMOS technology [2, 3] . In 1993, C.S. Lent introduced QCA; after that, a number 0  0  0  0  0  0  0  0  1  1  0  0  1  0  1  0  0  1  1  0  0  1  0  0  1  0  1  0  1  0  0  1  1  0  0  0  1  1  1  1  1  0  0  0  1  1  0  0  1  0  1  0  1  0  0  1  0  1  1  1  1  1  0  0  0  1  1  0  1  1  1  1  1  0  1  1  1  1  1  0 2 A.N. Bahar et al.
of QCA based logic circuits, such as memory cells [5] [6] [7] [8] [9] , adder circuits [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] and reversible logic circuits [23] [24] [25] [26] [27] [28] [29] [30] [31] In this paper, we introduce an innovative design of a 4, 8, 16 and 32-bit parity generator. Moreover, the power consumption of the proposed design has also been calculated. In comparison with previous QCA designs, the proposed layouts are implemented with the minimum area, minimum number of cells and time delays. The rest of the paper is organized as follows: the background of QCA technology is described in Section 2, while Section 3 presents the QCA implementation of proposed circuit. A simulation result is discussed in Section 4. Section 5 inspects power dissipation and finally this paper is concluded in Section 6.
QCA background
In QCA technology, QCA cell is the fundamental building block which has four quantum dots with two movable electrons [4] . In a cell, the moveable electrons are located diagonally and are capable of swapping their positions between adjacent dots but not between neighboring cells [4] . Depending on the electron's position in a cell, a QCA cell can be classified as polarization P = +1 (to represent binary ''1") and P = À1 (to represent binary ''0") shown in Fig. 1(a) . A QCA wire is deployed to transmit the signal by arranging the cell consecu- Designing efficient QCA even parity generator circuits 3 tively with the same polarization as shown in Fig. 1(b) . When the information passes through a QCA wire, there is no electric current flow between neighboring cells, which leads to ultralow power consumption [3] . For inverting the signal in QCA, a number of cell arrangements have been reported [2] [3] [4] and are shown in Fig. 1(c) . The heart of the QCA logic unit is a majority gate or voter (MV) as shown in Fig. 2 . There are different types of majority gate such as 3-input majority gate [2] [3] [4] , 5-input majority gate [17] [18] [19] [20] , and 7-input majority gate [36] .
Proposed gates and QCA implementation
In data communication, parity bits are included to data in order to detect transmission errors. A 4-bit even parity generator has four input and one output, and Table 1 represents the  truth table. To implement this circuit in QCA, we used a novel 3-input XOR gate [37] . This proposed 4-bit layout uses only 24 cells, occupies 0.022 mm 2 area and requires two clock cycle to generate the correct output. Fig. 3 presents the QCA block diagram and circuit layout of 4-bit parity generator.
The 8-bit even parity generator has been implemented using only 51 cells and requires only three clock pulses to generate the actual outputs. In Fig. 4 , the QCA representation of an 8-bit even parity generator has been shown.
To design a 16-bit parity generator, seven 3-input exclusive-OR and one 2-input exclusive-OR gates are needed. Fig. 5 shows the QCA implementation of a 16-bit parity generator where the input cells are leveled as X 1 , X 2 . . . X 16 and the output cell is leveled as ''Output".
A 32-bit ever parity generator is shown in Fig. 6 . This design is required 217 QCA cells and occupied 0.283 mm 2 area.
Simulation result and discussion
Our proposed layout is designed and verified by using QCADesigner version 2.0.3 [38] . Both Bistable and Coherence Vector simulation techniques are employed with default parameters. Identical outcomes are achieved in both simulations, which ensure the correctness of the proposed design.
The simulation results of the proposed 4-bit parity generators are shown in Fig. 7 . Designing efficient QCA even parity generator circuits 5
A detailed comparison between our proposed parity generator and previously reported design is given in Table 2 with different aspects.
From Table 2 , it is evident that our design transcends all the previous designs [32] [33] [34] [35] in terms of cell counts, area and delay. Evidently, the proposed 4-bit parity generator needs only 24 cells whereas 87 cells have been used to design in [35] . In contrast, the extremely dense 32-bit parity generator circuit shown in Fig. 7 required only 217 cells with 827 cells optimization in comparison with the earlier best design [35] . It is worth mentioning that this design has a significant improvement in area optimization by saving 1.797 lm 2 covered area upon the design in [35] . In addition, the overall improvement achieved by the proposed design is shown in Fig. 8 .
From the above figure, it is expressly notified that our projected 4-bit, 8-bit, 16-bit and 32-bit parity generator circuits are a considerable improvement on all prior design. Evidently, the proposed 4-bit, 8-bit, 16-bit and 32-bit parity generator circuits require 72%, 76%, 80% and 79% less cells respectively, compared to the previous best design [35] . Also, the reported design optimizes 78%, 75%, 82% and 86% area.
Power dissipation analysis
The power dissipation by QCA cell is calculated using the upper bound power dissipation model [39] [40] [41] [42] is given as
In order to calculate the power dissipation of proposed parity generator, we employed QCAPro [43] . The power dissipation is measured in different tunneling energy levels at 2 K temperature, described in Table 3 . In addition, the average leakage energy, average switching energy and average energy dissipation at three separate tunneling energy levels of proposed design and earlier reported designs are illustrated in Fig. 9 .
Conclusions
In this paper, different bit length parity generators have been introduced. The proposed 4-bit parity generator occupies only a 0.022 mm 2 area whereas the previous best circuit [35] occupied a 0.10 mm 2 area. Our proposed 4-bit circuit requires 72% less cells compared to [35] . Similarly, our proposed 8-bit, 16-bit and 32-bit parity generator circuit achieved remarkable improvement over the earlier design [32] [33] [34] [35] . In addition, the energy dissipation of the proposed design has been investigated using QCAPro tools. Finally, the results ensure the superiority of our design over prior designs in terms of cell count, occupied area, time delay and energy dissipation. Designing efficient QCA even parity generator circuits Fig . 9 The (a) average leakage energy dissipation, (b) average switching energy dissipation and (c) total energy dissipation at three different tunneling energy levels (T = 2.0 K).
